Introduction {#Sec1}
============

Eigendecomposition and feature extraction have been the focus of continued research for many years  \[[@CR19], [@CR25], [@CR26]\]. Algorithms like principle component analysis (PCA) allow us to simplify a dataset to only its important features by identifying its distinguishing eigenvectors. By projecting data into a reduced eigenspace (the space described by the eigenvectors), we can simplify problems like facial detection and recognition to a comparison of a few eigenvalues, i.e. the relative weight of each eigenvector. More applications of these techniques are being developed, e.g. in the field of convolutional neural networks (CNNs) where PCA can find dominant features and compress network structures  \[[@CR12]\].

However, PCA's batched nature and computational complexity makes it infeasible for resource-limited devices. In power-limited applications such as Unmanned Aerial Vehicles (UAVs) that rely on camera feeds, feature extraction could offer data size reduction through local preprocessing. Adding the online learning capabilities of incremental PCA (IPCA) further allows the devices to incorporate incoming images into the training set -- thereby continuously improving its performance.

To enable this, an accelerator architecture is required that efficiently performs eigendecomposition on an embedded FPGA. This offers improved energy efficiency for small devices over GPUs, and additionally provides flexibility over ASICs as it can be reconfigured to deploy another accelerator at runtime. Delegating this complex computational task to a local FPGA promises considerably improved processing power over doing everything on a MCU.

However, most techniques for doing eigendecomposition such as the QR algorithm  \[[@CR11]\] strongly depend on trigonometric functions or square roots to compute a Givens rotation matrix \[[@CR14]\] which are resource inefficient on such devices. Although alternatives like Squared Givens Rotations (SGR)  \[[@CR9]\] would be considerably more efficient, they introduce scaling issues and have to the authors' knowledge not been successfully used in the QR algorithm.

In this paper we present a revolutionary hardware architecture design for performing eigenvalue decomposition (EVD) on an embedded FPGA. By using a number of state-of-the-art optimization techniques in a novel way, our system is capable of increasing processing speed by 3--4x over current literature without compromising accuracy.

Our main contributions are a highly resource-optimized computing architecture for solving eigenvalue problems,that is scalable from tiny embedded FPGAs to standard desktop models through a fully homogeneous network of processing elements,and offers pipelined single clock processing elements for maximum processing speed.

We present our solution by looking at related work in Sect. [2](#Sec2){ref-type="sec"}, followed by an overview of our solution in Sect. [3](#Sec3){ref-type="sec"}. The details of the technical contributions follows in Sect. [4](#Sec4){ref-type="sec"}, after which we evaluate our solution in Sect. [5](#Sec8){ref-type="sec"}. Finally, we study the application case of UAVs in Sect. [6](#Sec12){ref-type="sec"} and conclude with some final thoughts in Sect. [7](#Sec13){ref-type="sec"}.

Related Work {#Sec2}
============

Incremental PCA  \[[@CR1], [@CR6]\] is a relatively recent development. It offers us the crucial benefit of online training and avoids the expansion of the covariance matrix as the training dataset is expanded. Conventional eigensolver algorithms have been found to be ill-suited to GPU architectures  \[[@CR18]\] even though they can achieve nearly 5x speedup over CPUs. QR decomposition (which computes a single iteration of the QR algorithm) specifically has been implemented using different GPU-based accelerator architectures  \[[@CR17], [@CR18]\].

Similar to our approach, Guerrero-Ramírez et. al.  \[[@CR15]\] presented the first eigensolver based on systolic arrays that implements the QR algorithm using FPGAs. These arrays describe a network of processing elements, where each partially computes a function and passes to their neighbors. In this case, they iteratively calculate trigonometric functions. Their implementation improved processing time by a factor of 1.17x--1.37x compared to CPU architectures.

A slower solution that includes a full PCA solver was shown by Korat  \[[@CR19]\]. It uses significantly more FPGA resources than the previously mentioned work, and showed that some of the components such as mean calculation and data normalization are very inefficient on FPGAs.

Ultimately, these authors were limited by having to iteratively approximate trigonometric functions using the COordinate Rotation DIgital Computer (CORDIC) algorithm  \[[@CR21]\] -- causing severe slowdown for more processed bits  \[[@CR23]\]. Additionally, their resource consumption is impractically high for an embedded FPGA. Other projects that use systolic arrays for QR decompositions on FPGAs  \[[@CR8], [@CR27]\] have similar limitations. To the best of the authors' knowledge our work represents the first FPGA implementation of the QR algorithm using systolic arrays based on an algorithm that does not rely on trigonometric functions.

Solution Design {#Sec3}
===============

At the core of our EVD (see Fig. [1](#Fig1){ref-type="fig"}) is the triangular systolic array (a) to perform QR decomposition. It is composed of two types of nodes: boundary (b) on the diagonal of the triangular matrix and internal (c) off the diagonal. This iteratively computes the eigenvalues and eigenvectors of a provided covariance matrix, entering in a skewed order (d). The QR-array results can be fed back into the system using the buffer (e) until the result converges, at which point the deskewed output (f) is presented. The scaled output of each step of the QR array is down-scaled (g).Fig. 1.Parallel triangular systolic array processor to determine the eigenvalues and eigenvectors by calculating the QR decomposition based on SGR in an iterative manner.
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                \begin{document}$$n\,\times \,n$$\end{document}$, which is the covariance matrix for the PCA to be applied. The rank of this matrix corresponds with the number of eigenvectors being computed, effectively controlling the number of features being extracted. The approximate determination of the eigenvalues and eigenvectors is done with the QR algorithm. It is an iterative application of the QR decomposition, which factorizes a matrix by means of plane rotations, e.g. Givens rotations.
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Each iteration in the QR algorithm thus consists of the input sequence $\documentclass[12pt]{minimal}
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Technical Implementation Contributions {#Sec4}
======================================

Our primary contribution addresses the internal structure of the processing elements in the QR array. We improve upon the latency of current state-of-the-art algorithms by using the square-root-free algorithm proposed by Döhler \[[@CR9]\] to avoid the associated latency. It allows our processing elements to have a latency of only one clock cycle.

Although SGR has been used for *QR decomposition*, it has not been applied to the *QR algorithm* due to scaling problems. Since results should be fed through multiple iterations, this would cause overflow errors. To the authors' best knowledge SGR has therefore not been used for EVD using the QR algorithm.

SGR Result Scaling {#Sec5}
------------------

The SGR algorithm scales each calculated QR decomposition \[[@CR9]\], which means that it cannot be used for the QR algorithm directly. Especially when using fixed-point representation, this will quickly cause overflow.

We found the result to be as shown in Eq. [4](#Equ4){ref-type=""}, which shows that the eigenvalues $\documentclass[12pt]{minimal}
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                \begin{document}$$y_0$$\end{document}$ very different from the actual result. An interesting approach to this was coined for the video game *Doom*[1](#Fn1){ref-type="fn"}, where the initial guess is varied depending on the input value.

Extending on this concept, we have developed a novel way to use lookup-tables (LUTs) for using this with fixed-point numbers. By choosing from a precomputed set of appropriate $\documentclass[12pt]{minimal}
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Shared Division {#Sec6}
---------------

Solving EVD using SGR requires two divisions \[[@CR7], [@CR9], [@CR20]\], which for a matrix width of *n* would result in $\documentclass[12pt]{minimal}
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                \begin{document}$$ \frac{1}{2}(n^{2} - n) $$\end{document}$ dividers. Since they are non-trivial to implement in hardware (particularly the reciprocal of the divisor), this would be very resource-intensive.

Therefore, we studied the schedule of active nodes in the array as shown in Fig. [2](#Fig2){ref-type="fig"}. As division is only required in diagonal mode, this shows that only one division occurs per row. This allows us to share the dividers more efficiently, and to reduce the required number to *n*. For a 16 $\documentclass[12pt]{minimal}
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HDL Optimizations {#Sec7}
-----------------

Similarly, large binary multipliers occupy substantial logic resources in FPGAs. One can build a sequential circuit using multiplexers on the inputs that cycles a single multiplier for multiple usages. The basic idea is to first get the result of A \* B in a register, then to multiply that by C.Fig. 2.Propagation through the array at time $\documentclass[12pt]{minimal}
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Additionally, the DSPs are optimized using a technique called *retiming*, which involves moving registers across combinatorial logic to improve the design performance without affecting the input or output behavior of the circuit \[[@CR22]\]. Despite the optimized interconnection in dedicated logic, adder chains used to implement binary multipliers in DPS slices cause delays.

Based on anecdotal evidence, this technique improved our maximum frequency possible from 247.64 MHz to 373.13 MHz. This increase of 50.67% greatly boosts performance, as the worst case slack is greatly improved.

Evaluation {#Sec8}
==========

Before our approach can be applied to a practical system, we must first evaluate how well it performs. It is aimed at embedded FPGAs that have been shown to be very capable in applications such as small neural networks  \[[@CR5], [@CR24]\]. Not only must we ensure that our design is efficient enough to fit this resource-constrained class of FPGAs, but also that the resulting performance is adequate to offer real-world usability.

Resource Utilization {#Sec9}
--------------------

Firstly, we consider the resource consumption on the FPGA. As detailed in Sect. [4](#Sec4){ref-type="sec"}, the greatest impact on this is through the size of the processed matrix. Larger matrix sizes enable the computation of more eigenvectors at increased complexity, thereby extracting more identifiable features. Therefore, we varied this size in Table [1](#Tab1){ref-type="table"} and captured the number of resources consumed by each solution.Table 1.Synthesis results for Xilinx-7 series FPGAs in absolute numbersMatrix widthLogic cellsFlip-flopsDSP slices$\documentclass[12pt]{minimal}
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Note that these results are an absolute number and is valid for the entire 7 series devices from Xilinx, as they are all based on the same architecture. This provides a convenient way to choose the correct FPGA to use for a specific application, based on the limiting hardware resource. For example, the Spartan 7 range varies in available DSP slices from 10 on the S6 to 160 on the S100. It also shows that the implemented homogeneous architecture is easily adaptable to larger-scale deployment, as a larger FPGA could simply support a larger matrix and thereby enable larger inputs and more complex applications.

To put these numbers in context, we compare them to the most recently published CORDIC-based eigensolvers \[[@CR15], [@CR19]\] in Fig. [3](#Fig3){ref-type="fig"}. We consider specifically the logic cells and DSP slices, as these are commonly the limiting factors.Fig. 3.Comparison of the resource utilization of different matrix sizes with related work

Omitting the additional logic required by a CORDIC-based approach significantly improves our resource consumption, as almost half of the logic cells are saved. More importantly, the number of DSP blocks are reduced by almost 85%. This allows us to use FPGAs with significantly fewer resources, or to support a larger covariance matrix.

Throughput {#Sec10}
----------

Before the system's throughput rate can be calculated, the maximum operating frequency $\documentclass[12pt]{minimal}
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To determine the throughput rate, the combined latency of the processing elements must be considered. Each has a latency of $\documentclass[12pt]{minimal}
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This leads to a model of the overall latency *L* and throughput *T* of$$\documentclass[12pt]{minimal}
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Figure [4](#Fig4){ref-type="fig"} compares the throughput of our approach to a CORDIC-based approach  \[[@CR15]\] and a desktop CPU. The SGR-QR was implemented on a Xilinx Spartan-7 XC7S100, and a fixed point representation of 24 bits was chosen to match the input signals in each DSP48 block. Note that the frequency of the memory is assumed to be at least as fast as the main clock $\documentclass[12pt]{minimal}
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The SGR-QR is faster than the CORDIC-based approach implemented on the considerably larger Virtex-7 (3.81x for $\documentclass[12pt]{minimal}
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Estimated Power Usage {#Sec11}
---------------------

Using the maximum clock frequency from Table [2](#Tab2){ref-type="table"}, the implementation results for a number of embedded FPGAs from the Xilinx-7 Family are shown in Table [3](#Tab3){ref-type="table"}.Table 3.Implementation results for matrix size $\documentclass[12pt]{minimal}
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Apart from the proportional resource consumption for a number of devices, the estimated power usage is also provided by the Vivado software of Xilinx. This is the active consumption of the device, highlighting the importance of processing speed to offset the cost of keeping the FPGA powered.

Application Case Study {#Sec12}
======================

Our system is designed with high energy and resource efficiency in mind in order to support the small, battery-powered devices used in many pervasive or organic computing applications. One example is a fully autonomous aerial system (FAAS) that combines unmanned aerial vehicles (UAV), edge computers, and data centers to create intelligent systems. They should autonomously explore their environment and accomplish high level goals without human intervention  \[[@CR3]\], which requires expensive techniques such as facial detection.

UAVs typically only carry small batteries with flight times between 15 and 25 min and therefore rely on offloading tasks to edge and cloud systems  \[[@CR4]\]. Transferring images between edge and UAV is costly, taking on the order of seconds in prior work  \[[@CR4]\]. Prior work on micro aerial vehicles with in-situ vision systems performed detections locally on UAV. Increased frame rates and decreased power-consumption were achieved by downsampling (5--12 fps) and compressing incredibly small images (17 fps) to be used as input to neural networks  \[[@CR2], [@CR13]\]. In aerial applications this can lead to loss of critical information contained in small regions. Instead, our system can be used as a local facial detection algorithm or as preprocessing to reduce offloaded data to only the important features.

Therefore, we evaluated our architecture design using the well-known FDDB dataset  \[[@CR16]\]. A sliding window of $\documentclass[12pt]{minimal}
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                \begin{document}$$55.5{\%}$$\end{document}$ (in line with similar approaches  \[[@CR16]\]).Fig. 5.Frames per second for facial detection application

The speed is reduced for larger matrices, but even at $\documentclass[12pt]{minimal}
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                \begin{document}$$16 \times 16$$\end{document}$ the performance remains above 30fps. This shows the trade-off between speed and complexity, which can be combined with Table [3](#Tab3){ref-type="table"} to tailor the hardware choice. Each device's power usage allows us to estimate the energy usage per frame to between 3.14 $\documentclass[12pt]{minimal}
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                \begin{document}$$n=16$$\end{document}$. Although related work does not provide this information, we are confident that our system is more energy efficient, as transmitting even an image preview (720 $\documentclass[12pt]{minimal}
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Conclusion and Future Work {#Sec13}
==========================

We presented our approach for EVD on an embedded FPGA. Through optimizations like systolic arrays and dynamically scaling SGR results, we achieved an improvement of 3x performance over other approaches. Additionally, the architecture is resource optimized enough to be used even on small embedded FPGAs like a Xilinx Spartan 7.

In future work, we hope to implement this onto a set of drones augmented with FPGAs for real-world experiments. We also plan to investigate using this feature extraction method as a preprocessor for CNNs. By using the reconfigurability of the FPGA, we can switch between EVD to perform a learning feature extraction on incoming data followed by a neural network. This provides processing complexity heretofore impractical on embedded devices used in organic computing applications.

<https://github.com/id-Software/DOOM>.
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